Sorting is an important operation used in various applications including image processing and databases. It represents a large portion of the total execution time of these applications. To improve the performance of sort operations, a dedicated hardware sorter can be used. When implemented in hardware, a FIFO-based merge sorters often shows excellent hardware resource utilization efficiency but requires high buffer memory usage. In this paper, we presents a cost-effective hardware architecture of a FIFO-based merge sorter. Our proposed architecture minimizes buffer memory requirement. We evaluate the design by implementing the architecture on an FPGA platform. FPGA synthesis results show that the proposed approach reduces the average flip-flop and LUT-RAM by 5% and 14%, respectively. Fig. 3. Baseline cascading FIFO-based merge sorter and its data flow
Introduction
Many applications use various sort operations to reorder a set of data based on a specific rule. Some popular examples include database and big data systems. Database systems sort data to process during many data manipulation operations [1, 2] . And MapReduce, which is also used as a parallel programming model, heavily relies on sort operations to organize intermediate data [3] .
In a data management system, the performance of the entire system depends on the performance of the sort algorithm [1] . In the case of MapReduce, the sort phase constitutes a large portion of the overall execution time in addition to the map and partition phases [3] . In [4] , it is revealed that the sort phase can account for more than 90% of the total execution time depending on the application. Therefore, it is very important to enhance the performance of sort operations for these types of applications.
Many studies have been conducted on improve the performance of sort operation using hardware accelerators [5, 6, 7, 8, 9, 10, 11] . The accelerator implements software sort algorithms in hardware so that it can sort data independently of the processor. The parallelized deployment of accelerators improve the performance of sort operations even more.
There are various types of hardware sort accelerators, depending on target algorithms and implementation methodology. There have been the accelerators aiming to enhance the FIFO-based merge sort operation as well [5, 7, 8] . They usually achieve higher hardware resource utilization compared to other types of sorters in implementing algorithm logic [12] . However, the use of FIFO buffers requires a lot of memory space. As reported in [6] and [12], a large portion of total hardware resources consumed by FIFO-based merge sorter is memory resource. In addition, there is also additional requirement that the data in FIFO should be sorted before being merged. To meet this requirement, a smaller FIFO is placed to provide sorted data to each FIFO, which further increases the memory requirement. Moreover, previous studies assume the data count to be 2 k for a FIFO-based merge sorter [5, 8] , not considering the case where the number of maximum input data to be sorted is not a power of two. In this paper, we propose a hardware sort accelerator for a FIFO-based merge sorter that considers the above case. The proposed technique optimizes the structure of the sorter to minimize memory requirement.
To evaluate the effectiveness of the proposed technique, we design a sorter capable of sorting multiple data by cascading several FIFO-based merge sorters and apply a memory minimization technique to it. In addition, this study demonstrates the validity of the proposed technique using mathematical induction. The operation of the sorter is verified through the FPGA platform and the memory resource usage on the FPGA is measured using the same platform. Experimental results show that the sorter with the memory minimization technique consumes an average of 5% fewer flip-flops and 14% fewer LUT-RAMs than the sorter without the proposed technique.
This paper is organized as follows. Section 2 briefly describes the structure of a FIFO-based merge sorter and cascading FIFO-based merge sorter. The architecture of the baseline sorter and the problem with this architecture is detailed in Section 3. Section 4 presents a memory optimized sorter architecture based on the analysis of the cascading FIFO-based merge sorter. Section 5 shows the experimental results. Section 6 concludes this work.
2 Sorting unit architectures 2.1 FIFO-based merge sorter A FIFO-based merge sorter (FMS) merges ordered data sets into a single ordered one. Fig. 1 illustrates an organization of FMS which consists of two input FIFOs, one output FIFO, a comparator, and a multiplexer. The input FIFOs store two groups of sorted data. The comparator determines which FIFO the next data should be fetched from. Depending on the comparison results, either a larger or a smaller value is selected and passed through the multiplexer all the way to the output FIFO. Basically one data element is passed to the output FIFO every clock cycle.
As aforementioned, the data stored in the input FIFOs must be sorted in ascending or descending order before getting merged. That is, each data group is an output of a sort operation. Many sorting methods can be used for pre-sorting input data. For example, one can use a software sorting method or use hardware sorting methods such as an insertion sorting module or a sorting network [12].
Cascading FIFO-based merge sorter
The cascading FIFO-based merge sorter (CFMS) meets the pre-sorting requirement mentioned above using serial instances of the FMS. Fig. 2 shows the organization of CFMS. This sorter is composed of several FMS's, each connected to a demultiplexer. The combination of one FMS and its demultiplexer is defined as a merge stage. The FMS of each merge stage feeds output data to the input FIFOs of the next stage.
The CFMS can sort the entire input data set regardless of the alignment of the input data. The data to be sorted is stored in the first-stage input FIFOs. The data processed at each stage is passed to the input FIFOs of the next stage. When the first input FIFO is full, each FMS can start sort operations immediately after the first input value of the second FIFO is stored. In this manner, the sort operation of each stage can be pipelined [5] . At each step, N comparison operations must be repeated to sort N data.
As the FMS consists of one comparator and one multiplexer, the hardware cost required for hardware logic is low. However, the main hardware component of the FMS is the FIFO, which consists of memory. For this reason, a large amount of memory resources is required to implement CFMS, which is a combination of multiple FMS's. Therefore, the amount of memory used by this sorter should be minimized.
3 Motivation and problem definition 3.1 Baseline cascading FIFO-based merge sorter A baseline FMS, called B_FMS [6] , has two input FIFOs of the same size and one output FIFO of twice the size of an input FIFO. Several studies have presented CFMS using the B_FMS [5, 8] . The feature of this type of CFMS is that the input FIFO at each stage is twice the size of an input FIFO in the previous stage. In this paper, CFMS with this structure will be denoted as a baseline CFMS, or B_CFMS.
This baseline sorter takes two groups of 2 kÀ1 data in the k-th stage and generates 2 k sorted data to be transferred to the next stage. Therefore, the baseline sorter with n stages will eventually generate 2 n sorted data. Fig. 3 illustrates the structure of B_CFMS and the data flow at each stage.
Problem of baseline cascading FIFO-based merge sorter
CFMS is used in various applications under different conditions. In fact, the number of data belonging to the data groups merged by the sorter is not always 2 n . For the baseline sorter, when the maximum number of data to be sorted is not a power of two, the sorter must use more memory than is needed to sort the data. For example, assume that N data enter the sorter and N is greater than 256 but less than 512. To sort the N data, the sorter must be designed to generate a maximum of 512 sorted data with at least 9 stages. The ninth stage has two input FIFOs with 256 entries, respectively. The first input FIFO of the ninth stage stores 256 data sorted in the previous stage. However, only the remaining (N-256) sorted data are stored in the second FIFO. In the ninth stage, one group of 256 data and one group of (N-256) data are merged to finally generate N sorted data. In this case, the second input FIFO uses only (N-256) entries out of 256 entries, which is a waste of memory resources.
For this reason, it is appropriate to re-design CFMS to minimize memory consumption when the number of input data is not a power of 2. That is, the sorter needs to have n stages to sort up to 2 n data. However, it is not necessary that the input FIFO size of the k-th stage be 2 kÀ1 or that the two input FIFOs have the same number of entries.
4 Proposed method
Analysis of cascading FIFO-based merge sorter
To discuss memory minimization of CFMS, the sort operation should be analyzed first. It is assumed that the sorter to be analyzed consists of n stages and that each input FIFO of the first stage has one entry and finally produces S sorted data.
With this assumption, we observe the following things. First, to sort K data at a stage, the total number of entry FIFOs belonging to that stage should be equal to or larger than K. This is because for the FMS to generate K sorted data, where the number of data belonging to two data groups to be merged is K, the size of an input FIFO must be at least the same size as the data group to be stored. Second, when any input FIFOs have M and N entries respectively, the sum of the entries of the two input FIFOs belonging to the previous stage is greater than the larger of M and N. The reason for this is that when the input of any stage is M and N, the previous stage must be able to generate M and N sorted data and transmit it to the next stage. Finally, regardless of the number of stages of the CFMS, the total entry sum of the input FIFOs in the last stage is S or more. Fig. 4 depicts the data flow in the last three stages of the CFMS. Each letter represents the depth of the input FIFOs of each stage (e.g., in alphabetical order), and '+' indicates a sorting operation. According to the analysis, each variable has the following relationship.
•
As the purpose of this study is to minimize the size of the FIFO, we exclude the case where the size of the input FIFO storing the data group is larger than the size of the data group.
Memory minimization
We assume that the CFMS is the same as the sorter presented earlier in the CFMS analysis. The depths of the input FIFOs in the k-th stage are defined as a k and b k , respectively. For convenience, we assume a k ! b k . Also assume that a nþ1 is the entry of the final output FIFO of the sorter. The assumptions and analysis of the previous section can then be summarized as follows.
The goal is to minimize the total number of entries in the FIFO that make up the CFMS. The total number of FIFO entries in the CFMS consists of n stages as follows.
AE n k¼1 ða k þ b k Þ Using the above assumptions, we can derive the following equations. 
Therefore, the total sum of FIFO entries is as follows.
(6) and (7) imply that the total sum of a k should be minimized to minimize the total sum of FIFO entries. In conclusion, the condition of a k to minimize AE n k¼1 ða k þ b k Þ is as follows. Variable t denotes the exponent value of the power of two that is greater than S and closest to S. It changes according to the maximum number of data that the sorter can handle.
Theorem 1. For t 2 N, interval (1, inf ) can be covered with the non-overlapping half-closed interval ð2 tÀ1 < S 2 t . Therefore, there exists a t such that ð2 tÀ1 < S 2 t . Let k 2 N and 1 k < n. If a k ¼ d S 2 tþ1Àk e for t such that ð2 tÀ1 < S 2 t , then AE n k¼1 a k is minimized.
First, let us prove that AE n k¼1 a k is minimized when a kÀ1 ¼ d a k 2 e.
Lemma 1. For all k 2 N, if a k satisfies a kÀ1 ¼ d a k 2 e, then AE n k¼1 a k is minimized.
It is assumed that there is another sequence a 0 k satisfying the above five conditions. To demonstrate the above lemma, we show that the sequence a 0 k is always equal to or greater than the sequence a k . Therefore, the proposition to prove is as follows. This proposition is denoted as P(k). We will prove this proposition using mathematical induction. Let us first define the relationship between a kþ1 and a k , which will be universally used.
Proof. First, we prove that if the number of terms in a k and a 0 k is the same, then proposition 1 is established. First, let us prove that P(k) is satisfied when k is n. Then (8) is also true for the sequence a 0 n . The proof is as follows.
Therefore, the minimum value of a 0 n is d S 2 e. As a n is d S 2 e, a n a 0 n . Next, we prove that P(i-1) holds when P(i) is satisfied for a natural number i less than n and greater than 1.
Assume that k 2 N, 1 k n and a kÀ1 ¼ d a k 2 e. Then a k a 0 k , which implies that AE n k¼1 a k AE n k¼1 a 0 k . Therefore, proposition 1 is established when the number of terms in the sequence a k and the sequence a 0 k are the same. Next, let us prove that proposition 1 is established when the number of terms in the sequence a k and the sequence a 0 k are different. Assume that the number of terms in the sequence a 0 k is n+N for N 2 N, N ! 1 and 1 k n, which means a 0 nþN ¼ S. Using mathematical induction, we can prove in the same way that a k a 0 kþN and AE n k¼1 a k AE nþN k¼1 a 0 k . Therefore, we can see that AE n k¼1 a k is minimized if a kÀ1 ¼ d a k 2 e. Assume that the number of terms in the sequence a 0 k is n-N for N 2 N and N n. Using the mathematical induction method, we also can prove that a n a 0 nÀN . Then, we have a 1þN a 0 1 . As a 0 1 is 1 based on the condition (1), a 1þN should be less than or equal to 1. However, a 1 < a 1þN because of condition (1) and (2) . Therefore, there is no sequence a 0 n that satisfies a n a 0 nÀN and whose number of terms is less than n.
In conclusion, if k satisfies a kÀ1 ¼ d a k 2 e for 1 k n, then AE n k¼1 a k is the minimum. □ Proposition 1 is established through the proof above. Furthermore, lemma 1 is established. The proof that a kÀ1 ¼ d a k 2 e and a k ¼ d S 2 tþ2Àk e represent the same sequence is as follows.
Proof.
The first term of a k is as follows.
Therefore, when the range of S is limited to ð2 tÀ1 < S 2 t , a k is as follows.
Therefore, if lemma 1 is established, theorem 1 is also established. □
Experimental results
We evaluated the proposed technique in terms of memory resource consumption. We implemented two versions of the sorter to verify the proposed technique. The RM_CFMS is a CFMS that implements the proposed memory minimization technique. We designed 23 different types of RM_CFMS and B_CFMS in the FPGA with different maximum numbers of data that the sorter can handle. The FIFOs that make up each sorter consist of FPGA registers. We synthesized sorters using Xilinx Vivado. The target FPGA is xcku025-ffva1156-1-I. Table I represents the amount of FPGA resources consumed by each sorter. RM_CFMS consumes an average of 5% fewer flip-flops than B_BFMS. In addition, the LUT-RAMs consumption of RM_CFMS is 14% less than B_CFMS on average. As shown in the experimental results, the proposed technique reduces the amount of memory resources consumed in implementing the CFMS. Fig. 5(a) and Fig. 5(b) show the consumption of flip-flops and LUT-RAMs in the FPGA, respectively, as the maximum number of data (denoted as #Value) increases that B_CFMS and RM_CFMS can handle. Let us divide each experimental sample into three ranges: 2 6 < #Value 2 7 , 2 7 < #Value 2 8 and 2 8 < #Value 2 9 . For each range, the flip-flop usages of RM_CFMS are 4.1%, 4.4% and 5% less than B_CFMS on average. Furthermore, RM_CFMS consumes an average of 12%, 11.5% and 15% less LUT-RAMs than B_CFMS in each range. Let n be a natural number. As shown in the two graphs, B_CFMS consumes the same amount of memory resources in the interval where the maximum number of the sorter can handle is more than 2 nÀ1 and 2 n or less. This is because the sorter designed according to the baseline design must use a sorter that can handle up to 2 n for sorting data more than 2 nÀ1 and 2 n or less. On the other hand, in the case of RM_CFMS, the amount of memory resource consumption changes according to the maximum number of data that the sorter can handle. This is because RM_CFMS uses only the minimum amount of memory resources required for the number of data to be sorted. Therefore, when processing data that is not a power of two, RM_CFMS consumes fewer memory resources than B_CFMS. Note that B_CFMS and RM_CFMS consume the same amount of memory resources when the maximum number of data that the sorter can handle is a power of two. This is because RM_CFMS is designed to have the same structure as B_CFMS when the maximum number of data that it can process is a power of two. 
Conclusion
This paper introduces a memory minimization technique for CFMS. Previous studies have shown that CFMSs consume more memory than they actually need to sort data that is not a power of two. The proposed memory minimization technique minimizes the memory consumption of the CFMS structure according to the maximum number of data that the sorter is designed to handle based on FPGA simulations. Experimental results indicate that a memory minimization technique-based sorter consumes 5% fewer flip-flops and 14% less LUT-RAM on average than a sorter without the proposed technique.
